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We have developed a fabrication process for incorporating a gate electrode into suspended single-
walled carbon nanotube structures for scanning tunneling spectroscopy studies. The nanotubes
are synthesized by chemical vapor deposition directly on a metal surface. The high temperature
(800 ◦C) involved in the growth process poses challenging issues such as surface roughness and
integrity of the structure which are addressed in this work. We demonstrate the effectiveness of the
gate on the freestanding part of the nanotubes by performing tunneling spectroscopy that reveals
Coulomb blockade diamonds. Our approach enables combined scanning tunneling microscopy and
gated electron transport investigations of carbon nanotubes.
Single-walled carbon nanotubes (SWCNTs) have at-
tracted tremendous attention in recent years due to
their unique properties and promising applications.1,2
In particular, their electronic properties have been un-
der intensive study, both for interest in fundamental
one-dimensional physics and for exploration of poten-
tial molecular electronic devices.3,4 Scanning tunneling
microscopy (STM) is a powerful tool for characterizing
SWCNTs since the atomic and electronic structures can
be obtained simultaneously for each nanotube.5,6 How-
ever, the close proximity of a conducting substrate and
the difficulty of incorporating a gate electrode7 limits the
range of phenomena that can be studied using STM. Both
of these limitations can be overcome by suspending the
SWCNT over a trench with a gate electrode at the bot-
tom of the trench (Fig 1(a)). In such a device geome-
try, electron transport measurements can be combined
with STM studies. Even without the gate electrode or
separate source and drain contacts, new effects are ob-
served using the STM over the freestanding portion of
the SWCNT.8,9 The addition of a gate electrode allows
addressing a wealth of extra information such as band
bending along the nanotube, the electronic structure dur-
ing transport, electromechanical effect upon gating, etc.
In this Letter, we demonstrate the fabrication of a
suspended SWCNT device with an integrated gate elec-
trode for STM investigation. The conventional method of
nanotube sample preparation for STM involves sonicat-
ing SWCNTs in organic solvents followed by depositing
the suspension over a conducting substrate. When nan-
otubes are deposited over a surface with trenches we find
that they usually sag over the trench (data not shown),
presumably due to capillary forces upon drying of the
solvent. The sagging of the SWCNT significantly hin-
ders access to the suspended portion of the SWCNT. To
overcome this difficulty, we chose to directly grow the
nanotubes on a conducting surface by chemical vapor
deposition (CVD). This has the additional advantage of
allowing us to image the as-grown nanotubes without any
post-processing. The main challenge in realizing such
devices comes from the high temperature involved in the
CVD process. This brings up issues such as choice of sub-
strate material, surface roughness and device integrity.
We will address these in the following and show that it is
possible to realize a 3-terminal device, with the capabil-
ity of gating and simultaneous atomic-resolution imaging
and spectroscopy.
FIG. 1: (Color online) (a) Diagram of suspended nanotube
structure for combined electron transport and STM studies.
(b)-(g) Schematic of the fabrication process. (b) Starting sub-
strate: Si with 500 nm thermally grown SiO2 and 100 nm
Si3N4. (c) Patterning and dry etching of trenches in Si3N4
layer. (d) Wet etching of SiO2. (e) Evaporation of Pt (with
1 nm Ti as sticking layer) (f) Patterning and catalyst depo-
sition. (g) After CVD growth, nanotubes are suspended over
the trenches.
We choose Pt as the material for the conducting sub-
strate. It is a noble metal which does not develop oxides
in air, and is therefore suitable for imaging with STM.
The melting point of Pt is 1772 ◦C, high enough to be
compatible with the CVD process. In addition, it does
not form hydrides at elevated temperatures10 (the CVD
process takes place in a hydrogen rich environment). The
Pt-carbon phase diagram shows a eutectic alloying tem-
perature at 1705±13 ◦C,11 much higher than the CVD
temperature. Consequently the presence of Pt does not
interfere with the carbon nanotube growth.12,13
2Our process starts with heavily doped p++ Si sub-
strates with a 500 nm thermally grown oxide and 100 nm
of Si3N4 on top (Fig 1(b)). Trenches in Si3N4 are opened
by electron beam lithography (EBL) and anisotropic re-
active ion etching with CHF3 and O2. Subsequently the
resist is removed by acetone and the surface is cleaned
by O2 plasma (Fig 1(c)). An isotropic wet etch (Buffered
HF) deepens the trench into the SiO2 and creates an un-
dercut (Fig 1(d)). This is followed by direct electron-
beam evaporation of Pt over the whole substrate (Fig
1(e)), with 1 nm Ti as sticking layer. The undercut pre-
vents the metal on the top from contacting the bottom.
The Pt at the bottom of the trench, which forms PtSi af-
ter heating, is used as the gate electrode14. The positions
for the catalyst are defined by EBL, and an alumina-
supported iron catalyst is deposited on the substrate fol-
lowed by lift-off in acetone15 (Fig 1(f)). As a final step,
nanotubes are grown by CVD at 800 ◦C (Fig 1(g)). The
synthesis is carried out in a 1 inch diameter tube furnace
under the flow of 910 mL/min of CH4, 700 mL/min of
H2 and 40 mL/min of C2H4
16 for 5 minutes.
We have found that the final Pt surface depends very
sensitively on trace amounts of O2 present during the
CVD process. The CVD synthesis takes place at 800 ◦C.
When heating up and cooling down the reactor, a con-
stant flow of H2 (purity 99.999%) is applied. This step
is crucial to obtain the desired trench structure for STM
imaging. Fig 2(a) displays the result when Ar (purity
99.996%) instead of H2 was used during heating up. Par-
ticles with crystalline facets can be seen decorating the
edge of the trenches. These particles appear even when
using a substrate without catalyst, and we conclude that
they are Pt crystallites. It has been recognized in electro-
chemical studies that the oxidizing-reducing cycle leads
to Pt surface reconstruction.17 This was attributed to the
fact that the oxidized Pt species diffuses across the sur-
face more easily. Presumably in our case, Pt atoms are
oxidized by the trace amount of O2 (<10 ppm
18) in the
Ar and accumulate along the trench edges. Later during
the CVD process they are reduced again in the H2 rich
environment. This leads to the faceted Pt particles deco-
rating the trenches. In contrast, when H2 is used during
the heating up, it reduces the O2 impurities, therefore
significantly lessening the effect as shown in Fig 2(b). In
order to even further reduce exposure to O2, we flush the
system at room temperature with H2 for 20 min. As a re-
sult, the Pt migration is effectively eliminated (Fig 2(f)).
Fig 2(c) - (e) display another issue we encounter during
sample fabrication, i.e, the trenches become distorted af-
ter CVD synthesis. The effect becomes more severe when
the thickness of the Pt film decreases. The Pt in Fig 2(c)
is 100 nm thick and the trenches are 300 nm wide be-
fore the CVD. After the high temperature they appear
to have become ∼ 450 nm wide. Although the trenches
are widened, the edges are still straight and sharp. When
the thickness of the Pt is decreased to 50 nm, the edges
of the trenches become noticeably rougher as shown in
Fig 2(d). Occasionally, this also causes short-circuiting
FIG. 2: (Color online) (a) AFM image of faceted Pt particles
decorating the trench edges when heating the substrate in Ar.
(b) AFM image of the device when H2 is used instead of Ar
but there is still a trace amount O2 in the system. (c)-(e)
AFM images showing trench widening and corrugation due
to the heating. (f) AFM image of the result using the fast
heating method. (g) cross-sectional SEM image of the final
structure. (h) STM atomic resolution topography image on
a suspended part of a SWCNT. The image is taken with a
sample voltage of -0.1 V and a feedback current of 300 pA.
Scale bars: (a)-(g): 500 nm, (h): 5 A˚
of the two sides of the trench. When the Pt film thickness
is reduced to 20 nm, the widening effect becomes univer-
sal. Fig 2(e) displays the edges of such a thin Pt film
retracting away from 30 nm wide trenches. As suggested
by this figure, this effect is probably due to the surface
tension between the Pt film and the substrate at the edge
of the trench, causing the Pt to be dragged away. The
migration of the Pt film causes a severe problem for the
integrity of the trench structure.
In order to prevent the degradation of devices, we
adopted a fast heating/cooling technique.19 The furnace
was first heated up to the target temperature (800 ◦C)
without the substrate. Once the temperature became
stable, the desired gases were switched on and the sub-
strate was quickly brought to the center of the furnace.
After CVD synthesis for 5 min, the substrate was imme-
diately brought out of the high temperature region. In
3this way the duration of substrate heating and the de-
formation of the Pt film were minimized. Fig 2(f) is a
representative AFM image of the devices fabricated by
this fast heating/cooling technique. Fig 2(g) is a cross-
sectional SEM image of the device after CVD. Fig 2(h)
presents a STM topography image of an individual metal-
lic SWCNT suspended across a 200 nm trench demon-
strating atomic resolution.
FIG. 3: (Color) Logarithm of differential conductance as a
function of substrate and gate voltage for the nanotube in
Fig 2(h) suspended over a 200 nm wide trench. The STM
tip is held at a fixed location above the suspended portion of
the SWCNT, with a setpoint current of 500 pA at a substrate
voltage of -0.5 V with respect to the tip. Red corresponds to
low values and blue corresponds to high values.
In order to demonstrate the potential of these de-
vices, we present gated STM measurements. Our pre-
vious studies on non-gated nanotubes showed that the
suspended parts of the nanotubes tend to form quantum
dots and that Coulomb peaks are observed in the differ-
ential conductance dI/dV.8 With the metal electrode at
the bottom of the trench as a gate, the single-electron-
charging behavior can be investigated in full detail. For
the same nanotube imaged in Fig 2(h), we have per-
formed tunneling spectroscopy measurements as a func-
tion of gate voltage. We used the STM tip as the source,
the substrate as the drain, and the bottom electrode as
the gate. The measurements were performed by adding a
small ac voltage to the substrate voltage and using lockin
detection at a temperature of 5 K.
The measured dI/dV as a function of sample and gate
voltage is plotted in Fig. 3. It shows the characteris-
tics of a typical Coulomb diamond plot.20 Near zero sub-
strate voltage, there are diamond shaped regions where
the current is blocked and at higher voltages there are
peaks associated with adding additional electrons to the
SWCNT. Single-electron tunneling is observed with a
Coulomb charging energy of about 40 meV. The peri-
odicity of the diamonds and the lack of additional peaks
implies that we are probing a single quantum dot. We
do not see any evidence for multiple quantum dots in se-
ries or parallel such as, for example, induced by defects
in the SWCNT. The ability to access the full Coulomb
diamond plot allows us to unambiguously identify the ori-
gin of all the peaks in the differential conductance. The
peaks sloping from the bottom left to the top right of
the image are due to the Fermi energy of the substrate
lining up with a state on the SWCNT. The peaks run-
ning from the top left to the bottom right are due to
the Fermi energy of the tip lining up with states in the
SWCNT. Excitations lines can be observed parallel to
the edges of the Coulomb diamonds, and side peaks due
to phonon-assisted tunnelling9 are also visible.
The addition of the gate electrode allows the values of
the capacitances in our device to be determined. From
the slope of the edges of the Coulomb diamonds we can
derive the capacitances: Ctip ≈ 1.8 aF, Csubstrate ≈ 2.5
aF. The width of the diamond in gate voltage gives the
value for Cgate ≈ 0.018 aF. These values are in good
agreement with a numerical simulation, where the tip is
modelled as a 150 nm radius sphere. Experimentally,
we find that the value of Csubstrate can vary between
1 and 10 aF depending on the extent of the quantum
dot over the Pt substrate. The small SWCNT-substrate
capacitance and hence large charging energy implies that
the quantum dot does not extend very far over the Pt
substrate. The gate coupling is relatively weak in this
structure because of the presence of the Pt substrate and
the STM tip. These large metal surfaces act to shield the
gate from the SWCNT reducing its coupling.
In summary, we have incorporated a gate electrode
into devices for STM studies of SWCNTs. Coulomb dia-
mond plots were obtained using STM with simultaneous
atomic-resolution imaging capability. With proper de-
sign, the metal on the two sides of the trench can be
isolated and function as independent source and drain
electrodes of the nanotube device. Combining transport
measurements with STM studies of suspended SWCNTs
opens many opportunities for further studying the elec-
tronic and mechanical properties of nanotubes.
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